View THC63LVDM83C-5S_8739980.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

continuing its rich tradition of partnering with high quality japanese semiconductor suppliers, cel is now partnering with thine from may of 2015 onwards. to our customers www.cel.com
thc63lvdm83c(5s) _rev.1.10_e copyright (c)2015 thine electronics, inc. 1/12 thine electronics, inc. security e block diagram 7 thc63lvdm83c(5s) reduced swing lvds 24bit color host-lcd panel interface general description the thc63lvdm83c(5s) transmitter is designed to support pixel data transmission between host and flat panel display from ntsc up to sxga+ resolutions. the thc63lvdm83c(5s) converts 28bits of cmos/ ttl data into lvds(low voltage differential signal- ing) data stream. the transmitter can be programmed for rising edge or falling edge clocks through a dedi- cated pin. at a transmit clock frequency of 85mhz, 24bits of rgb data and 4bits of timing and control data (hsync, vsync, cntl1, cntl2) are transmitted at an effective rate of 595mbps per lvds channel. features ? wide dot clock range: 8-85mhz suited for ntsc, vga, svga, xga ? pll requires no external components ? supports spread spectrum clock generator ? on chip jitter filtering ? clock edge selectable ? supports reduced swing lvds for low emi ? power down mode ? low power single 3.3v cmos design ? low profile 56 lead tssop package ? 1.2 up to 3.3v tolerant data inputs to connect directly to low power,low voltage application and graphic processor. ? backward compatible with thc63lvdm83r(24bits) pll ta +/- tb +/- tc +/- td +/- tclk +/- r/f /pdwn ta0-6 tc0-6 td0-6 transmitter (8 to 85mhz) cmos/ttl 7 rs 7 tb0-6 7 inputs clock (lvds) 8-85mhz data (lvds) (56-595mbit/on each lvds channel) clkin thc63lvdm83c(5s)
copyright (c)2015 thine electronics, inc. 2/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e pin out thc63lvdm83c(5s)
copyright (c)2015 thine electronics, inc. 3/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e pin description pin name pin # type description ta+, ta- 47, 48 lvds out lvds data out. tb+, tb- 45, 46 lvds out tc+, tc- 41, 42 lvds out td+, td- 37, 38 lvds out tclk+, tclk- 39, 40 lvds out lvds clock out. ta0 ~ ta6 51, 52, 54, 55, 56, 3, 4 in pixel data inputs. tb0 ~ tb6 6, 7, 11, 12, 14, 15, 19 in tc0 ~ tc6 20, 22, 23, 24, 27, 28, 30 in td0 ~ td6 50, 2, 8, 10, 16, 18, 25 in /pdwn 32 in h: normal operation, l: power down (all outputs are hi-z) rs 1 in lvds swing mode, vref select. r/f 17 in input clock triggering edge select. h: rising edge, l: falling edge vcc 9, 26 power power supply pins for ttl inputs and digital circuitry. clkin 31 in clock in. gnd 5, 13, 21, 29, 53 ground ground pins for ttl inputs and digital circuitry. lvds vcc 44 power power supply pins for lvds outputs. lvds gnd 36, 43, 49 ground ground pins for lvds outputs. pll vcc 34 power power supply pin for pll circuitry. pll gnd 33, 35 ground ground pins for pll circuitry. rs lvds swing small swing input support vcc 350mv n/a 0.6 ~ 1.4v 350mv rs=vref a a. vref is input reference voltage. gnd 200mv n/a
thc63lvdm83c(5s) _rev.1.10_e copyright (c)2015 thine electronics, inc. 4/12 thine electronics, inc. security e absolute maximum ratings 1 recommended operating conditions supply voltage (v cc ) -0.3v ~ +4.0v cmos/ttl input voltage -0.3v ~ (v cc + 0.3v) cmos/ttl output voltage -0.3v ~ (v cc + 0.3v) lvds driver output voltage -0.3v ~ (v cc + 0.3v) output current continuous junction temperature +125 storage temperature range -55 ~ +150 resistance to soldering heat +260 /10sec maximum power dissipation @+25 0.5w 1. ?absolute maximum ratings? are those valued beyond whic h the safety of the device can not be guaranteed. they are not meant to imply that the device should be operated at these limits. the tables of ?electrical characteristics? specify conditions for device operation. parameter min typ max units all supply voltage 3.0 3.3 3.6 v operating ambient temperature -40 85 clk in frequency 8 85 mhz c c c c c c
copyright (c)2015 thine electronics, inc. 5/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e electrical characteristics cmos/ttl dc specifications v cc = vcc = pll vcc = lvds vcc notes: 1 v ddq voltage defines max voltage of small swing input. it is not an actual input voltage. 2 small swing signal is applied to ta0-6,tb0-6,tc0-6,td0-6 and clkin. lvds transmitter dc specifications v cc = vcc = pll vcc = lvds vcc symbol parameter conditions min. typ. max. units v ih high level input voltage rs=vcc or gnd 2.0 v cc v v il low level input voltage rs=vcc or gnd gnd 0.8 v v ddq 1 small swing voltage 1.2 2.8 v v ref input reference voltage small swing (rs=v ddq /2) v ddq /2 v sh 2 small swing high level input voltage v ref = v ddq /2 v ddq /2 +100mv v v sl 2 small swing low level input voltage v ref = v ddq /2 v ddq /2 -100mv v i inc input current ua symbol parameter conditions min. typ. max. units vod differential output voltage rl=100 normal swing rs=v cc 250 350 500 mv reduced swing rs=gnd 100 200 300 mv vod change in vod between complementary output states rl=100 35 mv voc common mode voltage 1.125 1.25 1.375 v voc change in voc between complementary output states 35 mv i os output short circuit current vout=0v, rl=100 -24 ma i oz output tri-state current /pdwn=0v, v out =0v to v cc ua 0v v in v cc 10 10
copyright (c)2015 thine electronics, inc. 6/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e supply current v cc = vcc = pll vcc = lvds vcc symbol parameter condition(*) typ. max. units i tccg transmitter supply current rl=100 ,cl=5pf v cc =3.3v, f=85mhz gray scale pattern rs=v cc 52 58 ma rs=gnd 40 46 ma i tccw transmitter supply current rl=100 ,cl=5pf v cc =3.3v, f=85mhz worst case pattern rs=v cc 61 67 ma rs=gnd 50 56 ma i tccs transmitter power down supply current /pdwn = l 10 ua clk tx1 tx2 tx3 tx4 tx5 tx6 x= a, b, c, d fig1. data pattern clk tx1 tx2 tx3 tx4 tx5 tx6 x= a, b, c, d worst case pattern gray scale pattern
copyright (c)2015 thine electronics, inc. 7/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e switching characteristics v cc = vcc = pll vcc = lvds vcc symbol parameter min. typ. max. units t tcit clk in transition time 5.0 ns t tcp clk in period 11.7 t 125 ns t tch clk in high time 0.35t 0.5t 0.65t ns t tcl clk in low time 0.35t 0.5t 0.65t ns t tcd clk in to tclk+/- delay 3t ns t ts ttl data setup to clk in 2.5 ns t th ttl data hold from clk in 0 ns t lvt lvds transition time 0.6 1.5 ns t top1 output data position0 (t=11.7ns) -0.2 0.0 +0.2 ns t top0 output data position1 (t=11.7ns) ns t top6 output data position2 (t=11.7ns) ns t top5 output data position3(t=11.7ns) ns t top4 output data position4 (t=11.7ns) ns t top3 output data position5 (t=11.7ns) ns t top2 output data position6 (t=11.7ns) ns t tpll phase lock loop set 10.0 ms t 7 --- 0 . 2 ? t 7 --- t 7 --- 0 . 2 + 2 t 7 --- 0 . 2 ? 2 t 7 --- 2 t 7 --- 0 . 2 + 3 t 7 --- 0 . 2 ? 3 t 7 --- 3 t 7 --- 0 . 2 + 4 t 7 --- 0 . 2 ? 4 t 7 --- 4 t 7 --- 0 . 2 + 5 t 7 --- 0 . 2 ? 5 t 7 --- 5 t 7 --- 0 . 2 + 6 t 7 --- 0 . 2 ? 6 t 7 --- 6 t 7 --- 0 . 2 + ac timing diagrams ttl input 5pf 20% 80% 20% 80% t lvt t lvt clk in lvds output 90% 10% 90% 10% t tcit t tcit v diff 100 v diff =(ta+)-(ta-) ta+ ta- lvds output load fi g2 . c lkin transitio n tim e fig3. lvds output load and transition time
copyright (c)2015 thine electronics, inc. 8/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e ttl inputs t tcp t ts t th t tc h t tcl clk in tx0-tx6 t tcd note: c lk in : f or r/f= gnd , d en ot e as sol id li ne , for r/f=vcc, denote as dashed line. tclk+ tclk- small swing inputs t tc p t ts t th t tch t tcl clk in tx0-tx6 t tcd note: clk in: for r/f=gn d, denote as solid line, for r/f=vcc, denote as dashed line. tclk+ tclk- v ddq gnd gnd v ddq v ref voc voc v ref vcc/2 vcc/2 vcc/2 vcc/2 v ddq /2 v ddq /2 v ddq /2 v dd q /2 v dd q /2 vcc/2 fig4. clkin period, high/low time, setup/hold timing fig5. small swing inputs vcc gnd gnd vcc vod rs pin vod vcc 350mv 0.6~1.4v gnd 200mv rs pin vref vcc 0.6~1.4v gnd vcc/2 input voltage of rs pin vcc/2
copyright (c)2015 thine electronics, inc. 9/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e ac timing diagrams phase lock loop set time v diff = 0v v diff = 0v tclk+/- t top1 t to p0 t to p6 t to p5 t to p4 t to p3 t to p2 lvds output td 6 td 5 td4 td 3 td 2 td1 td 0 td+/- tc 6 tc 5 tc4 tc 3 tc 2 tc1 tc 0 tc+/- tb6 tb5 tb4 tb3 tb2 tb1 tb0 tb+/- ta6 ta5 ta4 ta3 ta2 ta1 ta0 ta+/- (differential) nex t cy cle previous cycle fig6. lvds output data position 2.0v clkin /pdwn tclk+/- 3.0v 3.6v vcc t tpll v diff = 0v fig7. pll lock set time
thc63lvdm83c(5s) _rev.1.10_e copyright (c)2015 thine electronics, inc. 10/12 thine electronics, inc. security e note 1)cable connection and disconnection don't connect and disconnect the lvds cable, when the power is supplied to the system. 2)gnd connection connect the each gnd of the pcb which thc63lvdm83c(5 s) and lvds-rx on it. it is better for emi reduction to place gnd cable as close to lvds cable as possible. 3)multi drop connection multi drop connection is not recommended. 4)asynchronous use asynchronous use such as following systems are not recommended. tclk+ tclk- thc63lvdm83c(5s) lvds-rx lvds-rx tclk+ tclk- tclk+ tclk- clkout tclk- data ic clkout data clkout data ic tclk+ tclk- thc63lvdm83c(5s) tclk+ tclk- thc63lvdm83c(5s) ic lvds-rx lvds-rx thc63lvdm83c(5s) thc63lvdm83c(5s) clkout data clkout data ic
thc63lvdm83c(5s) _rev.1.10_e copyright (c)2015 thine electronics, inc. 11/12 thine electronics, inc. security e package 56 lead molded thin shrink small outline package, jedec (1.0) 0.10 0.05 1.2 max 0.20 typ 0.50 typ 8.1 0.1 4.05 128 6.1 0.1 14.0 0.1 29 56 unit : millimeters
copyright (c)2015 thine electronics, inc. 12/12 thine electronics, inc. thc63lvdm83c(5s)_rev.1.10_e security e notices and requests 1. the product specifications described in this material are subject to change without prior notice. 2. the circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. we are not responsible for possible errors and omissions in this material. please note if errors or omissions should be found in this material, we may not be able to correct them immediately. 3. this material contains our copy right, know-how or other proprietary. copying or disclosing to third parties the contents of this material without our prior permission is prohibited. 4. note that if infringement of any third party's industrial ownership should occur by using this product, we will be exempted from the responsibility unless it directly relates to the production process or functions of the product. 5. product application 5.1 application of this product is intended for and limited to the following applications: audio- vide deice, officce automation device, communication device, consumer electronics, smart- phone, feature phone, and amusement machinedevice. this product must not be used for appli- cations that require extremely high-reliability/sa fety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device. 5.2 this product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demandes and specifications of iso/ts16949 (?the specified product?) in this data sheet. thine electronics, inc.(?thine?) accepts no liability what so every for any product other than the specified product for it not conforming to the aforementioned demands and specifications. 5.3 thine accepts liability for demands and specifications of the specified product only to the extent that the user and thine have been previously and explicitly agreed to each other. 6. despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevit able to a semi-conductor product. therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage. 7. please note that this product is not designed to be radiation-proof. 8. customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the foreign exchange and foreign trade control law. thine electronics, inc. e-mail: sales@thine.co.jp

▲Up To Search▲

Price & Availability of THC63LVDM83C-5S

	To Download THC63LVDM83C-5S Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .